The potential for latch-up, a pnpn self-sustaining low impedance state, is inherent in standard bulk CMOS-integrated circuit structures.
bias, the parasitic SCR is in its blocking state but, if subjected to a large voltage spike or if exposed to an ionizing environment, triggering may occur. This may result in device burn-out or loss of state. The problem has been extensively studied for space and weapons applications. Prevention of latch-up has been achieved in conservative design (-9 1Lm p-well depths) by the use of minority lifetime control methods such as gold doping and neutron irradiation and by modifying the base transport factor with buried layers. The push toward VLSI densities will enhance parasitic action sufficiently so that the problem will become of more universal concern. This paper will survey latch-up control methods presently employed for weapons and space applications on present (-9 Fim p-well) CMOS and will indicate the extent of their applicability to VLSI designs.
Introduc t ion
Latch-up in bulk, CMOS-integrated circuits occurs due to parasitic four layer pnpn paths. The transistors involved in such a path are identified in Figure 1 
Latch-up Control in Standard CMOS
In Figure 1 we show a cross-section of the standard bulk CMS structure with the parasitic bipolar devices involved in the latch-up process identified. Also shown is a lumped, first-order equivalent model. Latch-up is possible only if (1) the transistors become biased into the forward active mode, (2) the transistor current gain product (PnpniPpnp) exceeds a required minimum for regeneration to occur, and (3) the bias supply is capable of sourcing a current greater than the holding current. Prevention of any of these requirements will prevent latch-up. At present, the principal methods used concern requirement two above. Since the current gains of the standard CMOS structure are usually base transport limited, minority lifetime control proved to be a useful parameter to focus upon. Diffusing gold at temperatures greater than 8000C to obtain concentrations of 1015/cc of gold was found to produce the desired results (l)--minority lifetimes less than 100 nS and P n -1. Fast neutron irradiation to a level of 10l /cm2 of energies greater than .lMev (2,3) produced similar results. These methods were attractive because little process modification was required and few undesirable additional effects were introduced.
N-SUBSTRATE
Current gain is also reduced by appropriate base concentration profiling. A buried layer morphology has been shown to reduce the base transport by use of an increased base Gummel number and a retarding electric field (4) . Except for the extra processing required for the buried layer itself, again the standard CMDS process was unaltered. A buried layer of 30 Q/o and n13 F±m deep prior to the epitaxial layer deposition was used. The structure, shown in Figure   2 , was immune to latch-up, a Pn n of approximately 1 was obtained. R, and Rw in Pigure 1 were substantially reduced by this process. The effect of these shunt resistors is itself a potential control of latch-up as will now be discussed.
N-Sd*uIrtS
Latch-up can occur, but the device was found to exit from latch upon returning to normal bias conditions, VSS S Vi S VDD-A CMOS 4007 circuit processed upon an epitaxial substrate will latch-up if VDD is left floating and an input is held positive with respect to VSS. Making VDD equal to the most positive potential applied to the circuit keeps the device out of latch-up as shown in Figure 3b . In Figure 3a a standard device is shown. Note that tying VDD to the most positive potential here raises the holding current but latch-up is still observed. The functional relationship expressed in Eq. 1 is shown in Figure 4 . If the available power supply current is below the holding current of the pnpn path, even if latch-up is initiated, it cannot be sustained. Processing standard CMOS on Epi-wafers (n on n+) will reduce R. and raise the holding current as described in Eq. 1.
IR. Pp Pn (3) where IDmax is the maximum available supply current.
Gain products greater than one can be tolerated.
The Epi CM(S structure, for example, Pnpn-1401 and ppnp=.25, a gain product of 35, did not latch.
Note that an infinite available source current will result in a p product requirement of 1.
A particular latch-up path that is easily eliminated concerns the input protection circuitry. A p diffused region is generally used for series impedance and shunt diode clamping.
Surrounding this region with a grounded p ring as shown in Figure 6 forms a pseudo collector that alters the path drastically. Ppno reductions by factors of 140 have been obtained (7) .
Since these lateral devices normally exhibit gains of .25 or less, the vertical npn must now have a gain in excess of 500 for the input circuitry to participate in latch-up. Gold densities of 1016/cm2 would be needed--enough to cause compensation problems.
A structure that will render shallow p-well CMOS free from latch-up has evolved from these considerations. The p-well, 1.5-3 microns deep, will have a reduced surface concentration produced by use of a counter doped shallow As implant. A larger Gummel number is thus obtained while maintaining a low 1016/cm2 surface concentration. The substrate will be n on n+ Epi to reduce Rs (increase IH). To further reduce the current gain of the vertical npn, an arsenic implant will be used for the n+ source/ drain region, followed by processing of less than 9000C. This will result in a shallow, poor emitter (9) . Pseudo collectors about the input protection circuit could be included.
Summary
Latch-up in standard CMOS designs is controllable by use of minority lifetime reduction, gold diffusion or neutron irradiation. Other techniques that have shown control are epitaxial substrates, buried layer structures, and layout changes.
The effects of smaller dimensions required for increased density will be controllable only by combinations of these and, possibly, the addition of emitter efficiency reduction afforded by the use of incompletly annealed arsenic n-channel source/drains.
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